A novel offset and finite-gain compensated differential switched-capacitor(SC) amplifier is presented. Incorporating the correlated double sampling (CDS) technique and input correlated level shifting (CLS) technique together, the DC offset and DC gain error of SC amplifier are further reduced by a factor of op-amp DC gain compared with the conventional offset and finite-gain compensated SC amplifier. The effectiveness of the new scheme has been analyzed and verified by extensive simulations. An SC amplifier with the proposed scheme is designed in 130 nm CMOS technology. Simulated results show that with an op-amp having a low DC gain of 30 dB and an input offset of 10 mV, the proposed SC amplifier achieves an output offset and DC-gain error of 154 µV and 0.05%, respectively, which are significantly improved compared with 1.155 mV and 0.42% achieved in the conventional SC amplifier.
Introduction
The switched-capacitor (SC) amplifier is widely used in various low-power, high-precision analog circuits, such as sample-and-hold circuits [1, 2] , instrumentation amplifiers for intelligent sensors in strain, pressure and temperature measurement [3] , micro-electromechanical systems (MEMS) capacitive accelerometers [4] , multi-parameter sensing micro-systems [5] , and readout amplifiers for biomedical signal acquisition systems [6] [7] [8] . Those amplifiers should have a very low DC offset and DC gain error as the output signals detected by the sensors are low-frequency and low-level. Nevertheless, the performance of an SC amplifier is limited by several non-ideal effects, among which the finite DC gain of the op-amp is the most important one, which affects the amplifier's output DC offset and gain error more seriously than other factors.
Temes, Martin, and Haug [9, 10] proposed offset and finite-gain compensated SC amplifiers for low-frequency inputs in both single-ended and differential architectures. With the correlated double sampling (CDS) switching of the input capacitor and an output capacitor, the DC gain error is reduced and proportional to A −2 , and the output DC offset is reduced by a factor of A, where A is the DC gain of the op-amp. Therefore, the DC offset and DC gain error can only be further reduced by increasing the DC gain of the op-amp, which presents a difficulty for designing low-power, highly accurate analog circuits, especially at a low supply voltage for IoT and portable applications.
Recently, several techniques have been developed to alleviate the finite gain error of op-amps in SC circuits, such as comparator-based SC (CBSC) circuits [11, 12] , digital circuits-based SC circuits, which are also called zero-crossing-detectors-based (ZCD) SC circuits [13] [14] [15] and digital calibration algorithms [16] [17] [18] . However, CBSC circuits introduce large offset errors and linearity problems due to the output overshoots and voltage drop on switches [19] . Furthermore, these digital techniques are more complicated than switched-capacitor techniques, which have been proposed to increase the effective gain of op-amps, such as correlated level shifting (CLS) [20] , cross-coupling CLS [21] , sequential-CLS [22] , charge-compensated CLS [23] , and averaging-CLS [24] . The CLS technique has gained popularity in pipelined ADCs to reduce the gain error of residue amplifiers [20, 21, [24] [25] [26] and in inverter-based delta-sigma modulator to enhance the DC gain of the first stage integrator [27] . However, those CLS techniques are applied to the output of the op-amps, one CLS operation only makes the DC gain error proportional to A −2 [20, 27] , while two CLS operations make the DC gain error proportional to A −3 [25] at the expense of increased current consumption for accurate settling within a reduced settling time. Moreover, the CLS technique does not remove offset when applied to the output of op-amp [20, 21] , unlike the CDS technique does [10, 28, 29] .
Therefore, we propose a novel scheme combing the CDS technique and input CLS technique for SC amplifier to enhance the accuracy as well as to further reduce the offset even with low op-amp gain. Note that the concept of using CDS in combination with input CLS is first introduced in this paper. Unlike the concept of combining the chopper stabilization (CS) and output CLS techniques proposed in [30] , the input CLS technique helps to reduce the DC offset as well as the DC gain error. It is based on the fact that reducing the amount of residue charge on the input capacitor helps the SC amplifier make a complete charge transfer from the input capacitor to the output capacitor. The rest of the paper is organized as follows. In Section 2, the conventional SC amplifier with CDS method is reviewed and the proposed input CLS-based SC amplifier structure is detailed and analyzed. The effectiveness of the new scheme has been analyzed and verified by extensive behavioral simulations compared with the conventional design of [10] . In Section 3, implementation details of the building block circuits are presented and simulation results are discussed as well. Section 4 draws the conclusions. Figure 1 shows the operation of the well-known differential SC amplifier [10] . Φ 1 and Φ 2 are two non-overlapping clock phases, while Φ 1 and Φ 2 cut off earlier than Φ 1d and Φ 2d respectively. During Φ 1 , the differential input signals, as well as the offset and flicker noise, are sampled onto C 1 , while the output voltage only changes by the op-amp input offset. During Φ 2 , the charge is transferred from C 1 to C 2 through the feedback loop formed by C 2 and the op-amp. Figure 2a shows the schematic of the proposed SC amplifier. There are two main non-overlapping phases Φ1 (sample) and Φ2 (amplification). The phase Φ2 is divided into two sub-phases: Φ21 and Φ22, Figure 1 . Conventional offset and finite-gain compensated switched-capacitor (SC) amplifier (a) switching scheme; (b) Φ 1 and Φ 2 are non-overlapping clocks, and Φ 1d and Φ 2d cut off later than Φ 1 and Φ 2 , respectively, for bottom-plate sampling. According to [31] , the transfer function of this amplifier at low frequency and DC output offset are given by the following Equations (1) and (2):
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However, due to its finite DC gain, the op-amp sees a difference of V O /A between its input terminals, which results in a DC gain error and a DC offset of the SC amplifier to be proportional to A −2 and A −1 , respectively. Figure 2a shows the schematic of the proposed SC amplifier. There are two main non-overlapping phases Φ 1 (sample) and Φ 2 (amplification). The phase Φ 2 is divided into two sub-phases: Φ 21 and Φ 22 , during which the CDS operation and CLS operation occur, respectively, as shown in Figure 2b . During Φ 1 , the input signal is sampled by C 1 , while the offset is stored on C OS . During Φ 21 , the amplifier enters the CDS amplification phase. The charge is transferred from C 1 to C 2 with offset and DC gain error nearly the same as the conventional design, while the offset and the finite-gain induced error at the op-amp's input are stored on C CLS , whose bottom plate is connected to V CM . During Φ 22 , the bottom plate of C CLS that is connected to the node X is shifting towards V CM (virtual ground) by charge conservation of C CLS . Therefore, the residue charge stored on C 1 is reduced from
O are the output voltage in phase Φ 21 and Φ 22 , respectively, and n is the discrete time index. Consequently, the charge transfer from C 1 to C 2 is more complete than the conventional technique in [10] . Figure 3 shows the detailed sample, CDS operation and CLS operation steps during phase Φ1, Φ21 and Φ22, respectively. Here the even clock period n − i (i = 0, 1, 2, ...) corresponds to the Φ2 phase and the odd clock period n -i/2 (i = 1, 3, 5 ...) corresponds to the Φ1 phase. Figure 3a shows the sample step during Φ1 at clock period n − 1/2, input signal ( − 1 2 ⁄ ) is sampled by C1 and C2 is discharged, the charge stored at CCLS is × 21 ( − 1)⁄ . Considering the finite DC gain of op-amp, and node X Figure 3 shows the detailed sample, CDS operation and CLS operation steps during phase Φ 1 , Φ 21 and Φ 22 , respectively. Here the even clock period n − i (i = 0, 1, 2, ...) corresponds to the Φ 2 phase and the odd clock period n -i/2 (i = 1, 3, 5, ...) corresponds to the Φ 1 phase. Figure 3a shows the sample step during Φ 1 at clock period n − 1/2, input signal V IN (n − 1/2) is sampled by C 1 and C 2 is discharged, the charge stored at C CLS is C CLS × V O 21 (n − 1)/A. Considering the finite DC gain of op-amp, and node X and Y are treated as super nodes, as shown in Figure 3b , the following Equations (3) and (4) can be derived according to nodal charge analysis to show the voltage relations of the circuit at the end of Φ 21 within clock period n.
where V 21 X represents the voltage of node X in phase Φ 21 , and V 1 O represents the output voltage in phase Φ 1 . 
(3)
where 21 represents the voltage of node X in phase Φ21, and 1 represents the output voltage in phase Φ1. At the beginning of phase Φ22, the bottom plate of CCLS is connected to node X as shown in Figure 3c , the correlated level shifting operation occurs, and the voltage relations of the circuit at the end of Φ22 can be obtained by charge conservation of CCLS and nodal charge analysis as Equations (5) and (6) shown below:
where 22 and 22 represent the voltage of node X and the output voltage in phase Φ22 respectively. According to Equations (3)-(6), we can derive the following Equation (7):
For low frequency especially DC input, 21 ( ) = 21 ( − 1) when output voltage arrives its final value, then Equation (4) and Equation (7) can be simplified to the following Equation (8) and (9): At the beginning of phase Φ 22 , the bottom plate of C CLS is connected to node X as shown in Figure 3c , the correlated level shifting operation occurs, and the voltage relations of the circuit at the end of Φ 22 can be obtained by charge conservation of C CLS and nodal charge analysis as Equations (5) and (6) shown below:
where V 22 X and V 22 O represent the voltage of node X and the output voltage in phase Φ 22 respectively. According to Equations (3)-(6), we can derive the following Equation (7):
For low frequency especially DC input, V O 21 (n) = V O 21 (n − 1) when output voltage arrives its final value, then Equation (4) and Equation (7) can be simplified to the following Equations (8) and (9): 
Obviously seen from Equation (9), the gain error is proportional to the correlated output voltage differences at the end of phase Φ 22 and Φ 21 .
As shown in Figure 3d , node Y is treated as super node, then charge conservation in this super node implies the following Equation (10) during Φ 1 at clock period n + 1/2.
Choosing C OS = C 3 , Equation (10) can be simplified as Equation (11):
when the output voltage reaches the final value. Therefore by substituting Equation (8) into Equation (11), and Equation (4) into Equation (3), the following Equations (12) and (13) are obtained:
Finally, the transfer function of this amplifier at low frequency can be given by the following Equation (14), according to Equation (9), Equation (12) and Equation (13).
Seen from the denominator of Equation (14), the DC gain error becomes proportional to A −3 rather than A −2 .
Besides reducing the DC gain error caused by the finite DC gain of the op-amp, the proposed scheme can also reduce the DC offset significantly. Similar to the above DC gain error analysis, the output DC offset can also be determined by the same method. Considering the input referred offset of the op-amp V OS as shown in Figure 4 , the following Equations (15)-(18) can be derived according to nodal charge analysis and charge conservation of C CLS to show the voltage relations of the circuit at the end of phase Φ 21 , Φ 22 and Φ 1 . rather than A -2 .
Besides reducing the DC gain error caused by the finite DC gain of the op-amp, the proposed scheme can also reduce the DC offset significantly. Similar to the above DC gain error analysis, the output DC offset can also be determined by the same method. Considering the input referred offset of the op-amp VOS as shown in Figure 4 , nodal charge analysis and charge conservation of CCLS can be used to show the voltage relations of the circuit at the end of phase Φ21, Φ22 and Φ1. Note that Equation (5) is still effective at the end of phase Φ 22 for DC offset analysis. Choosing C OS = C 3 , Equation (18) can be simplified as Equation (19):
For DC offset analysis,
when the output voltage reaches its final value. Therefore according to Equation (5), Equations (15)- (17) , and Equation (19), we can obtain the following simplified Equations (20)- (22):
Thus the output DC offset can be deduced from Equations (20)- (22) and is given by Equation (23):
According to Equation (23), the output DC offset of SC amplifier is approximately
From the above analysis, the proposed scheme for SC amplifier reduces the output DC offset and DC gain error each to (1 + C 1 /C 2 )/A times of those in the conventional design in [10] .
The proposed SC amplifier can also be implemented in differential architecture as shown in Figure 5 . The transfer function of this amplifier at low frequency and output DC offset are the same as Equation (14) and Equation (23), respectively, where
ON are the output differential signals in phase Φ 22 . Figure 5 . differential architecture of the proposed SC amplifier.
SimulationResults
The normalized gain error as a function of frequency is plotted in Figure 6 , which compares with the gain error of the conventional SC amplifier for nominal gains of unity, three and nine respectively in behavioral simulation by using block-level models in Cadence Spectre. Both of the two SC amplifiers are in differential architecture. The switches and op-amp are both using behavioral models. The op-amp is assumed to have 30 dB DC gain. As the curves illustrate, the DC gain error of the proposed design is smaller than the conventional one and the improvement is substantial for higher nominal gain cases. It can also be seen that the frequency responses of the proposed design are superior to the conventional one, e.g., the gain error of the new design is smaller than 1.2 dB for frequency up to fs/4, where fs is sampling frequency, while that of the conventional design is 5.3 dB, for a nominal gain of nine. Figure 6 . The normalized gain error versus frequency curves of the proposed and conventional SC amplifier in [10] for nominal gains of (1) and (4) unity, (2) and (5) three, (3) and (6) nine, respectively, in behavioral simulation. 
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To verify the above analysis, circuit-level behavioral simulations were conducted on the conventional and proposed SC amplifier respectively. Both of the them are in differential architecture. Figure 7 shows the power spectrums of the proposed and conventional designs for a 2.246 kHz sinusoidal input signal (V IN = 20 mV pp,diff ) with a nominal gain of three (C 1 /C 2 = 3), where the op-amp gain and input referred offset are assumed to be 30 dB and 10 mV, respectively. The theoretical output DC offset of the conventional and proposed designs are 1.2599 mV and 0.1237 mV, respectively, according to Equation (2) and Equation (23) . The theoretical DC gain of conventional and proposed designs are 2.9880 (9.508 dB) and 2.9988 (9.538 dB), respectively, according to Equation (1) and Equation (14) , which indicates the DC gain error is improved from 0.4% to 0.04%. It can be seen from the power spectrum curves that the output DC offset of the proposed design is around 20 dB lower than the conventional design, and the DC gain is improved from 9.51 dB to 9.54 dB for nominal gain of 3 (9.542 dB), which are in accordance with the theoretical analysis. To verify the above analysis, circuit-level behavioral simulations were conducted on the conventional and proposed SC amplifier respectively. Both of the them are in differential architecture. Figure 7 shows the power spectrums of the proposed and conventional designs for a 2.246 kHz sinusoidal input signal (VIN = 20 mVpp,diff) with a nominal gain of three ( 1 2 ⁄ = 3), where the op-amp gain and input referred offset are assumed to be 30 dB and 10 mV, respectively. The theoretical output DC offset of the conventional and proposed designs are 1.2599 mV and 0.1237 mV, respectively, according to Equation (2) and Equation (23) . The theoretical DC gain of conventional and proposed designs are 2.9880 (9.508 dB) and 2.9988 (9.538 dB), respectively, according to Equation (1) and Equation (14) , which indicates the DC gain error is improved from 0.4% to 0.04%. It can be seen from the power spectrum curves that the output DC offset of the proposed design is around 20 dB lower than the conventional design, and the DC gain is improved from 9.51 dB to 9.54 dB for nominal gain of 3 (9.542 dB), which are in accordance with the theoretical analysis.
Circuit Implementation
To verify the effectiveness of the proposed scheme, the SC amplifier of Figure 5 is implemented in 130 nm CMOS triple-well process with metal-insulator-metal (MIM) capacitors and high-resistivity poly resistors. The conventional SC amplifier of Figure 1 is also realized for comparison. The switches are realized by NMOS transistors (W / L =10 µ m / 0.12µ m). The capacitor sizes used in Figure 1 
To verify the effectiveness of the proposed scheme, the SC amplifier of Figure 5 is implemented in 130 nm CMOS triple-well process with metal-insulator-metal (MIM) capacitors and high-resistivity poly resistors. The conventional SC amplifier of Figure 1 is also realized for comparison. The switches are realized by NMOS transistors (W/L = 10 µm/0.12 µm). The capacitor sizes used in Figure 1 are C 1 = 2.4 pF, C 2 = 0.8 pF, while the capacitor sizes used in Figure 5 are C 1 = 2.4 pF, C 2 = 0.8 pF, C 3 = C OS = 0.8 pF, C CLS = 0.8 pF for a nominal gain of 3. Figure 8 shows the schematic of the op-amp used in both SC amplifiers. It is a standard fully differential single-stage op-amp. The simulation results show that the amplifier achieves a 30.3 dB open-loop DC gain, 33 MHz UGF, and phase margin of 90 • with 1.6 Pf load capacitor. Figure 9 shows the clock generation circuit for generating the seven clock phases: two nonoverlapping clock phases Ф1 and Ф2, two delayed clock phases Φ1d and Φ2d for charge injection elimination, Φ3 and sub-phase Φ21 for CDS amplification, sub-phase Φ22 for input correlated level Figure 9 shows the clock generation circuit for generating the seven clock phases: two non-overlapping clock phases Φ 1 and Φ 2 , two delayed clock phases Φ 1d and Φ 2d for charge injection elimination, Φ 3 and sub-phase Φ 21 for CDS amplification, sub-phase Φ 22 for input correlated level shifting. The simulated non-overlapping time of Φ 1 and Φ 2 is 4 ns, and the non-overlapping time of Φ 21 and Φ 22 is 2 ns. Although the op-amp in Figure 5 is left open-loop during those non-overlapping intervals, the glitches appear at the output of op-amp at the clock transitions are eliminated due to the fully differential amplifier architecture. Note that the proposed SC amplifier requires more complicated timing schemes compared with the conventional one, which may lead to an increase of power consumption. However, the power consumption of the clock generator is around 1.67 µA for input CLK frequency of 800 kHz by transistor-level simulation. Hence, a further reduction of the power consumption of the clock generator can be achieved by optimizing the size of the logic cell. Furthermore, the maximum clock frequency is reduced compared with the conventional one. However, the proposed SC amplifier is aimed for low-frequency and low-level signal detection. Therefore, the effect of the reduced maximum sampling frequency is small. Figure 9 shows the clock generation circuit for generating the seven clock phases: two nonoverlapping clock phases Ф1 and Ф2, two delayed clock phases Φ1d and Φ2d for charge injection elimination, Φ3 and sub-phase Φ21 for CDS amplification, sub-phase Φ22 for input correlated level shifting. The simulated non-overlapping time of Ф1 and Ф2 is 4 ns, and the non-overlapping time of Ф21 and Ф22 is 2 ns. Although the op-amp in Figure 5 is left open-loop during those non-overlapping intervals, the glitches appear at the output of op-amp at the clock transitions are eliminated due to the fully differential amplifier architecture. Note that the proposed SC amplifier requires more complicated timing schemes compared with the conventional one, which may lead to an increase of power consumption. However, the power consumption of the clock generator is around 1.67 µ A for input CLK frequency of 800 kHz by transistor-level simulation. Hence, a further reduction of the power consumption of the clock generator can be achieved by optimizing the size of the logic cell. Furthermore, the maximum clock frequency is reduced compared with the conventional one. However, the proposed SC amplifier is aimed for low-frequency and low-level signal detection. Therefore, the effect of the reduced maximum sampling frequency is small. Figure 10 shows the simulated output waveforms of the proposed and conventional designs with a nominal gain of 3. The supply voltage V DD is 1.2 V and the V CM is 0.6 V. The clock signal CLK is at 800 kHz for generating 400 kHz clock signals of Φ 1 , Φ 2 , Φ 3 , Φ 1d , and Φ 2d , 800 kHz clock signals of Φ 21 and Φ 22 . For output DC offset simulation, a voltage source of 10 mV is inserted at the inverting input terminal of the op-amp. It can be seen from Figure 10a that the output DC offset of the proposed design is 154 µV during Φ 22 , which is further reduced by a factor of 7.5 compared with the conventional design of 1.155 mV during Φ 2 . The Figure 10b shows the output waveforms for 2.246 kHz, 20 mV pp,diff sinusoidal input signal. The conventional SC amplifier output is 59.75 mV, while that of the proposed SC amplifier is 59.97 mV, much closer to the ideal output of 60 mV. Hence, the simulated DC gain error of the proposed design is 0.05%, which is significantly improved by a factor of 8.4 compared with the conventional design of 0.42%. Seen from the above simulation results, the output DC offset and DC gain error improvements of the proposed design are close to the theoretical value of A/(1 + C 1 /C 2 ) compared with the conventional design. 20 mVpp,diff sinusoidal input signal. The conventional SC amplifier output is 59.75 mV, while that of the proposed SC amplifier is 59.97 mV, much closer to the ideal output of 60 mV. Hence, the simulated DC gain error of the proposed design is 0.05%, which is significantly improved by a factor of 8.4 compared with the conventional design of 0.42%. Seen from the above simulation results, the output DC offset and DC gain error improvements of the proposed design are close to the theoretical value of A (1 + 1 2 ⁄ ) ⁄ compared with the conventional design. A specification summary of simulation results are given in Table 1 . The results show that the proposed SC amplifier achieves an output offset and DC-gain error of 154 µ V and 0.05%, respectively with an op-amp of 30 dB DC gain and 10 mV input offset, which are significantly improved compared with the 1.155 mV and 0.42% achieved in the conventional SC amplifier. It can be also seen from Table  1 that the number of switches of the proposed SC amplifier is more than the conventional one, which may increase the layout area. However, this can be alleviated by optimizing the switches size. Table 2 shows the comparison results with other reported SC amplifiers based on theoretical analysis. It can be easily found that the proposed SC amplifier achieves excellent performance in both output the DC offset and DC gain error. A specification summary of simulation results are given in Table 1 . The results show that the proposed SC amplifier achieves an output offset and DC-gain error of 154 µV and 0.05%, respectively with an op-amp of 30 dB DC gain and 10 mV input offset, which are significantly improved compared with the 1.155 mV and 0.42% achieved in the conventional SC amplifier. It can be also seen from Table 1 that the number of switches of the proposed SC amplifier is more than the conventional one, which may increase the layout area. However, this can be alleviated by optimizing the switches size. Table 2 shows the comparison results with other reported SC amplifiers based on theoretical analysis. It can be easily found that the proposed SC amplifier achieves excellent performance in both output the DC offset and DC gain error. 
Conclusions
A novel offset and finite-gain compensation scheme that combines the CDS technique and the input CLS technique for SC amplifiers has been presented. The DC offset and DC gain error of the proposed design are proportional to A −2 and A −3 , respectively, which are 1/A of those in the conventional SC amplifier of [10] . Compared with the CLS technique applied to the output of the op-amp, the proposed compensation scheme achieves a better performance in the output DC offset cancellation.
The effectiveness of the proposed design has been verified through the circuit level simulations by using a 130 nm CMOS process. The simulation results are in good agreement with the transfer function-based analysis.
